

VP108

**APPLICATION  
FOR  
UNITED STATES LETTERS PATENT**

Be it known that we, Jiliang Song, of #313-8660 Westminster Hwy, Richmond, British Columbia, V6X 1A8, Canada, a citizen of China, and Barinder Singh Rai, of 12566-60A Avenue, Surrey, British Columbia, V3W 3L7, Canada, a citizen of Great Britain, have invented new and useful improvements in:

**METHOD AND APPARATUS TO GENERATE COMPLEX BORDERS**


of which the following is the specification

CERTIFICATION UNDER 37 C.F.R. 1.10

"Express Mail" Mailing Label Number: EV311302169US

Date of Deposit: February 20, 2004

I hereby certify that this patent application is being deposited with the United States Postal Service on this date in an envelope as "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

  
\_\_\_\_\_  
Anna F. George

# METHOD AND APPARATUS TO GENERATE COMPLEX BORDERS

*by Inventors*

5

Jiliang Song and Barinder Rai

## BACKGROUND OF THE INVENTION

### 10    **1. Field of the Invention**

[0001] This invention relates generally to computer systems and more particularly to a method and apparatus for generating a border for a displayed image.

### **2. Description of the Related Art**

15    [0002] Liquid crystal display (LCD) controller designs typically use an overlay technique for applying a border to a main image. In this technique the overlay is placed on top of the main image and the transparent bits (where the image data is shown) are specified. The memory requirements are relatively large for this technique as both the overlay image and the main image are stored in memory. One skilled in the art will appreciate that where the color depth for the overlay and/or main image is 8 bpp or more, the  
20    memory requirements increase drastically. Of course, the power consumption increases along with the memory requirements.

[0003] The increased memory and higher power consumption rate become a problem for certain battery operated consumer electronic devices. For example, with respect to cell phones, it is becoming commonplace to capture an image through a camera of the cell  
25    phone, place a border around the image and transmit the image to another user. However, the traditional border generation scheme using an overlay consumes an

excessive amount of memory and power for the cell phone applications. Techniques to address these shortcomings sacrifice border design choices and limit the user's ability to customize the border in order to reduce the memory requirements and power consumption.

- 5 [0004] As a result, there is a need to solve the problems of the prior art to provide a border generation scheme that reduces memory requirements and power consumption without limiting the border options available to a user.

## SUMMARY OF THE INVENTION

[0005] Broadly speaking, the present invention fills these needs by providing a method and apparatus for border generation for an image through a relatively simple compression scheme that reduces memory requirements. It should be appreciated that the present invention can be implemented in numerous ways, including as a process, a system, or a device. Several inventive embodiments of the present invention are described below.

[0006] In one embodiment, a method for incorporating a border around a displayed image is provided. The method initiates with identifying a main image. The method includes selecting a border image to be associated with the main image. Then, the border image is mapped to a table such that each pixel of the border image is represented by a corresponding single bit in the table. The mapping to the table includes defining a first single bit value for respective border image pixels and defining a second single bit value for respective main image pixels. The method includes applying the table to a display of the main image in order to incorporate the border image with the main image.

[0007] In another embodiment, a method for customizing a border around a displayed image is provided. The method initiates with identifying a main image. The method includes selecting a border image to be associated with the main image. Then, a table representing a template for the border image and the main image is defined such that each pixel of the border image is represented by a corresponding first single bit in the table and the main image is represented by a corresponding second single bit in the table.

[0008] In yet another embodiment, a graphics processing unit (GPU) is provided. The GPU includes border generation logic configured to apply a border to an image. The border generation logic includes logic for generating a table mapping border data with image data such that both the border data and the image data are represented by corresponding single bit values in the table. The border generation logic also includes

logic for compressing the border data and the image data such that multiple successive single bit values in the table are compressed to a value. The value represents whether one of the corresponding single bit values is one of a first single bit value and a second single bit value, and a number of identical single bit values following the one of the corresponding single bit values in the table. Logic for storing the compressed data in a buffer associated with the GPU is included.

[0009] In another embodiment, a device is provided. The device includes a graphics processing unit (GPU) configured to provide image data having a border to a display panel for presentation. The GPU includes logic for generating a table mapping border data with the image data. The table is defined by single bit values. The GPU includes logic for compressing the single bit values of the table such that repeated successive single bits in the table are compressed to an eight bit value having a most significant bit determining whether the repeated successive single bits are associated with one of the border data and the image data, wherein a remaining seven bits of the eight bit value represent a quantity of the repeated single bits.

[0010] Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0011] The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, and like reference numerals  
5 designate like structural elements.

[0012] Figure 1 is a simplified schematic diagram illustrating a border to be applied to an image in accordance with one embodiment of the invention.

[0013] Figure 2 is a simplified schematic diagram of a main image around which a border will be placed in accordance with one embodiment of the invention.

10 [0014] Figure 3 is a simplified schematic diagram illustrating a mapped table used for incorporating a main image with a border image in accordance with one embodiment of the invention.

[0015] Figure 4 is a simplified schematic diagram illustrating a display presented when the main image of Figure 2 and the border image of Figure 1 are combined through the  
15 table of Figure 3 in accordance with one embodiment of the invention.

[0016] Figure 5 is a simplified schematic diagram illustrating the data structure representing the mapped table in accordance with one embodiment of the invention.

[0017] Figure 6 is a schematic diagram of a mapped table and corresponding compressed data for use in illustrating the methodology to generate complex borders in a graphics  
20 controller in accordance with one embodiment of the invention.

[0018] Figure 7 is a high level schematic diagram illustrating a device configured to provide borders in an efficient manner in accordance with one embodiment of the invention.

[0019] Figure 8A is a schematic diagram further defining the border generation logic of  
25 Figure 7.

VP108

[0020] Figure 8B is an alternative embodiment to the border generation logic illustrated in Figure 8A.

[0021] Figure 9 is a flowchart diagram illustrating the method operations incorporating a border with a main image in accordance with one embodiment of the invention.

5

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

[0022] An invention is described for an apparatus and method for generating a border for an image while minimizing memory requirements for the electronic device displaying the image with the border. The minimization of memory requirements enhances battery life by reducing power consumption. It will be obvious, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention.

[0023] The embodiments of the present invention provide a method and device that uses a relatively small display buffer to generate a border to be incorporated with an image. The border may be a custom border designed and input by the user. In the alternative, the border may be downloaded from a distributed network, e.g., the Internet. In one embodiment, a table provides a mapping between the border image and the main image. The table is populated by single bit values which are associated with either the border image or the main image. Thus, the single bit values determine whether a corresponding pixel of a displayed image is associated with the border image or the main image. One skilled in the art will appreciate that a significant savings in terms of memory is realized here relative to an overlay method where the image data and the overlay data may be defined by a color depth of 8 bits per pixel (bpp) or more.

[0024] In another embodiment, the mapped table is compressed through the application of a compressed data structure to further reduce the memory requirements. Here, the mapped table is saved as a series of bytes, where each byte represents a portion of the mapped table. The byte is composed of a most significant bit (MSB) representing the pattern, i.e., whether the data corresponds to the border image or the main image, and the remaining seven bits. The remaining seven bits of the byte represents the number of



consecutive bits associated with the particular pattern represented by the MSB as discussed in more detail below. Figures 1-6 are provided as a framework to discuss an exemplary illustration of the scheme for generating any border for use with an image through a graphics controller also referred to as a graphics processing unit (GPU). As these Figures are exemplary, it should be appreciated that the invention is not limited to the border and image types discussed in the Figures. That is, the embodiments discussed below may be applied to any suitable border shape, border color, etc., and any suitable main image.

[0025] Figure 1 is a simplified schematic diagram illustrating a border to be applied to an image in accordance with one embodiment of the invention. Border region 100 defines a heart shaped border. As mentioned above, border region 100 may be any shape suitable for a border. It should be appreciated that the grids in Figure 1 are illustrated for ease of reference.

[0026] Figure 2 is a simplified schematic diagram of a main image around which a border will be placed in accordance with one embodiment of the invention. Image 102 represents a castle and will be placed inside border region 100 of Figure 1 as described below. Here again, the grids of Figure 2 are used for reference purposes.

[0027] Figure 3 is a simplified schematic diagram illustrating a mapped table used for incorporating a main image with a border image in accordance with one embodiment of the invention. Mapped table 104 includes logical high values "1" and logical low values "0". As can be seen, the logical high values represent a border color, while the logical low values represent the main image. Of course, the logical high values may represent the main image color and the logical low values may represent the border color. That is, it is only necessary that two different values are used to represent the corresponding main image color and border color. One skilled in the art will appreciate that while the grids of

Figures 1-3 are provided for reference purposes, the grids may be thought of as pixels. Furthermore, as each of the values of table 104 are single bit values, a significant memory saving is achieved as compared to a table having values associated with a color depth of 8 bpp or more.

5 [0028] Figure 4 is a simplified schematic diagram illustrating a display presented when the main image of Figure 2 and the border image of Figure 1 are combined through the table of Figure 3 in accordance with one embodiment of the invention. Here, image 102 of Figure 2 is incorporated into border region 100 of Figure 1 resulting in image 106 being presented on a display screen. That is, image 106 includes heart shaped region 107 in which the main image, i.e., pixels associated with the main image are displayed, and  
10 border region 109 which is outside of heart shaped region 107, where the border color is displayed. While mapped table 104 of Figure 3 conserves memory in that each pixel associated with the combination of the border image and the main image of Figures 1 and 2, respectively, are represented by a single bit value. That is, the logical high value and  
15 logical low value are single bit values as opposed to having a color depth of eight bits per pixel, sixteen bits per pixel, etc. However, storing the data in the mapped table as single bit values requires a relatively large amount of memory for a large panel. For example, for a 132x176 panel, the mapped table needs  $(132 \times 176)/8$  which is equal to 2,904 bytes of memory. In order to further save or conserve memory or display buffer resources, a  
20 special data structure is used to compress the data of the mapped table. Rather than storing the raw data in the display buffer, i.e., each single bit value, the data is compressed as described below.

[0029] Figure 5 is a simplified schematic diagram illustrating the data structure representing the mapped table in accordance with one embodiment of the invention. Data  
25 structure 111 is stored into a frame buffer and requires less memory than storage of each

of the single bit values of the mapped data table due to the repetitive nature of the single bit values. Data structure 111 consists of a byte of data, i.e., 8 bits of data. Most significant bit (MSB) 108 represents the pattern, e.g., the border or the main image. That is, most significant bit 108 may either be a zero or a one, with reference to the mapped table of Figure 3. Thus, the two different bit values represented in the mapped table are used as the most significant bit in the data structure, thereby representing a source of the data as either the main image or the border image. For example, where the mapped table indicates a border color, the MSB associated with the border color will be a "1." Alternatively, if the mapped table indicates a main image color or pixel, the MSB will be a "0." The remaining seven bits 110 of byte 111 are used to indicate how many times the pattern is repeated. Thus, MSB 108 establishes a pattern or a bit value to be used, while remaining seven bits 110 determine how many times that pattern or bit value is replicated.

[0030] For example, referring back to Figure 3, starting at the upper left hand corner of mapped table 104 and counting across each row from left to right, it should be appreciated that there are thirteen "1's" at the beginning of the mapped table before a "0" is encountered. The thirteen "1's" are illustrated in region 105 of Figure 3. One skilled in the art will appreciate that if all thirteen "1's" are stored in the raw data format, then thirteen bits of memory are required. However, only one byte (8 bits) is required to store the information in the compressed mode as described herein.

[0031] Continuing with the example discussed above with reference to Figure 3, the byte value is 10001101<sub>b</sub> (binary) or 8D<sub>h</sub> (hexadecimal) where the lower 7 bits of the byte represent the decimal number of 13 and the MSB means the pattern is "1", i.e., the border. The lower 7 bits of the byte (0001101) signify "1" is replicated 13 times. As 7 bits only can represent a maximum value of 128, it is necessary to provide a technique to

capture strings of a value where the value is replicated more than 128 times. In order to represent numbers larger than 128, two or more consecutive bytes with the same MSB are used to represent the larger numbers. The following example illustrates this technique:

5 [0032] In a mapped table there are 57h “0’s”, following 1345h “1’s”, then following 12h “0’s”. Here, 4 bytes used to store the information: 57h, A6h, C5h, 12h. That is, 1345h in binary form is 0001 0011 0100 0101<sub>b</sub>. As this number is greater than the 128 maximum for a seven bit number, two bytes are used to capture the string of “1’s”. It is necessary to insert 2 MSB’s (having a value of “1”). The resulting number is as follows:

10                                    1010 0110 1100 0101<sub>b</sub>

(which correlates to A6<sub>h</sub> and C5<sub>h</sub> in hexadecimal). The underlined “1” values in the resulting number represent the inserted MSB’s.

[0033] Figure 6 is a schematic diagram of a mapped table and corresponding compressed data for use in illustrating the methodology to generate complex borders in a graphics  
15 controller in accordance with one embodiment of the invention. Here, a 44x40 heart shaped border depicted in mapped table 112 is used for exemplary purposes in order to illustrate the methodology. It should be appreciated that region 112 represents a mapped table where each value of the mapped table is a single bit value. Compressed data 115 represents mapped table 112 using the compressed data structure discussed above with  
20 reference to Figure 5. Thus, the first two bytes, 81 and 8e represent the first 142 “1’s” in mapped table 112. The first 142 “1’s” are represented in region 114 as counted from left to right for each successive row. It should be appreciated that since the seven bits of the data structure represented in Figure 5 may only represent a maximum value of 128, two consecutive bytes having a common MSB are combined in order to represent numbers  
25 larger than 128 as discussed above.

[0034] For exemplary purposes, the correlation between compressed data 115 and mapped table 112 is presented. Referring to region 114 of Figure 6, there are 142 consecutive “1’s” prior to encountering a “0.” In the binary system, the decimal number 142 is represented as 10001110. As this is an eight bit number, two bytes of data will be  
5 needed to capture the number. Each byte of data will include a MSB that indicates the pattern is the border pattern, which for this example is indicated by a logical high value (1). Thus, the hexadecimal numbers 81 and 8e represent the two bytes of data which are later concatenated to yield the 142 consecutive “1’s.” As described above, the concatenation process removes the MSB from each binary byte of data and combines the  
10 remaining bits. In this particular example, 81 in hexadecimal is equivalent to 10000001 in binary, while 8e is equivalent to 10001110 in binary. Thus, as the MSB for each binary byte are the same, thereby signaling that the two bytes are to be combined. Here, the binary equivalent of 81 minus the MSB (which is equal to 0000001) is combined with the binary equivalent of 8e minus the MSB (which is equal to 0001110). The resulting  
15 14 bit combination is 00000010001110, which corresponds to 142. It should be noted that a two-byte number captures what was previously 142 bits in the mapped table to realize a significant memory savings.

[0035] Continuing with the compressed data, the next string is represented by 04 (00000100). Here, the MSB is a “0” indicating that the main image data is used. It  
20 should be appreciated that if the MSB was a “1,” then this value would be concatenated with the 81 and 8e values as discussed above. Removing the MSB of “0” yields a string of four “0’s.” This technique is repeated for the remaining compressed data in a similar fashion. The mapped table is converted to the compressed data, stored, and then decompressed through the table decompress controller module with reference to Figures

8A and 8B. In one embodiment, a user is able to define their own compressed table by inputting data through table compressed controller 144 of Figure 8B.

[0036] Figure 7 is a high level schematic diagram illustrating a device configured to provide borders in an efficient manner in accordance with one embodiment of the invention. Device 116 includes central processing unit (CPU) 118, memory 120, graphics processing unit (GPU) 124, and display 130. Each of CPU 118, memory 120, and GPU 124 are in communication through bus 122. GPU 124, which may also be referred to as a display controller, is in communication with display 130. In one embodiment, display 130 is a liquid crystal display (LCD). It should be appreciated that device 116 may be any consumer electronic device, such as a cellular phone, personal digital assistant (PDA), web tablet, pocket personal computer, etc. GPU 124 includes memory region 126 and border generation logic 128. Border generation logic 128 includes logic configured to generate a border around a main image as described herein. For example, border generation logic 128 will include logic configured to achieve the functionality for defining the compressed data structure from a mapped table as described in further detail below. It will be apparent to one skilled in the art that the logic modules described herein include, software, hardware, or some combination of the two.

[0037] Figure 8A is a schematic diagram further defining the border generation logic of Figure 7. Graphics processor unit includes border generation logic 128. Border generation logic 128 includes table decompressed controller module 132, main image fetch controller 134 and border color value register 136. Main image fetch controller 134 and border color value register 136 output data to multiplexer 138. A select signal generated through cable decompressed controller module 132 selects a pixel value associated with either the main image or the border color for output to display 130. Memory 126 includes compressed mapped table register 142 and main image region 140.

Compressed mapped table register 142 includes data in the compressed data structure described with reference to Figure 5. That is, the mapped table of Figures 3 and 6 may be stored in compressed format in compressed mapped table register 142. Main image region 140 includes the digital data associated with the main image, e.g., the castle of Figure 2. Table decompress controller module 132 is capable of accessing memory 126, in particular compressed mapped table register 142. Table decompress controller module 132 then decompresses the compressed data structure in order to determine if the pixel value is within a border or outside of the border. Based upon that value, a logical high or a logical low value is transmitted to multiplexer 138 in order to select between a main image pixel and a border color pixel for presentation on a display screen. In one embodiment, table decompressed controller module 132 is a 14 bit counter.

[0038] Figure 8B is an alternative embodiment to the border generation logic illustrated in Figure 8A. Here, table compressed controller module 144 is included to thereby enable a user to define a customized border. Rather than downloading a border from a list of available borders, table compressed controller module 144 enables a user to define a custom border. Thus, a user can enter data in the form of logical high and logical low values to define a mapped table which may or may not be further compressed as described above. The mapped table or compressed data associated with the mapped table is stored and then used to combine the main image with a border as discussed with reference to Figure 8A. It should be appreciated that in one embodiment, the border generation logic illustrated in Figure 8B may be applied to higher end consumer electronic devices in which enhanced functionality is made available to a user to enable border customization. It should be further appreciated that border color value register 136 may output a single border color or may be configured to generate multiple colors

which change either randomly or according to some pattern. Thus, the border may include one or many colors.

[0039] Figure 9 is a flowchart diagram illustrating the method operations incorporating a border with a main image in accordance with one embodiment of the invention. The method initiates with operation 150 where a main image is identified. Here, the main image may be the castle described with reference to Figure 2. The method then advances to operation 152 where a border image to be associated with the main image is selected. As an exemplary illustration, the border image may be a heart shaped border as illustrated in Figure 1. The border may be a custom border or selected from a predefined list. In addition, the border may be downloaded from a server through a wireless or wired connection. The method then proceeds to operation 154 where a table representing a template for the border image in the main image is defined. In one embodiment, the table is the mapped table illustrated with reference to Figures 3 and 6. As described above, the table includes single bit values corresponding to either image or border data. The method then moves to operation 156 where a compressed template layout is determined. Here, the multiple table entries of the mapped table are combined into a byte of data having a MSB associated with either a first single bit or second single bit. The first single bit and the second single bit represent a pattern or source of the data, e.g., a border image color or a main image color.

[0040] The method of Figure 9 then proceeds to operation 158 where successively repeated single bits associated with the MSB are identified through the remaining bits of the byte of data. It should be appreciated that if the number of successively repeated single bits is greater than a maximum number that may be represented through a seven-bit number, two bytes of data will be combined in order to represent the string of successively repeated single bits as described above. Thus, the MSB defines a pattern,



i.e., a border image or a main image, while the remaining seven bits of the byte of data determines how many times that pattern is replicated. The method then proceeds to operation 160 where the compressed template layout is stored. The stored data is decompressed and a select signal is utilized as described with reference to Figures 8A and 8B in order to generate a border for a main image.

[0041] In summary, the above-described embodiments enable the generation of complex borders while minimizing the memory footprint and power required to generate the complex borders. A border image is mapped to a table through single bit values, wherein the single bit values may be associated with one of two values. The two values include a value associated with the border image and a value associated with the main image. In one embodiment, a user may customize a border rather than selecting predefined borders. Here, the user enters the raw data for the mapped table. The mapped table may be stored or further compressed through application of the data structure to the single bit values of the mapped table. When applying the embodiments described herein to a 132x176 panel, a heart-shaped border uses about 280 bytes, a star-shaped border uses about 320 bytes, an ellipse-shaped border uses about 210 bytes. Compared to the 2904 bytes raw data, (the mapped table having single bit values) the compressed mode can significantly reduce memory requirements, not to mention the savings compared to data having a color depth of 8 bpp or more.

[0042] With the above embodiments in mind, it should be understood that the invention may employ various computer-implemented operations involving data stored in computer systems. These operations are those requiring physical manipulation of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and

otherwise manipulated. Further, the manipulations performed are often referred to in terms, such as producing, identifying, determining, or comparing.

[0043] Any of the operations described herein that form part of the invention are useful machine operations. The invention also relates to a device or an apparatus for performing these operations. The apparatus may be specially constructed for the required purposes, or it may be a general purpose computer selectively activated or configured by a computer program stored in the computer. In particular, various general purpose machines may be used with computer programs written in accordance with the teachings herein, or it may be more convenient to construct a more specialized apparatus to perform the required operations.

[0044] The invention can also be embodied as computer readable code on a computer readable medium. The computer readable medium is any data storage device that can store data which can be thereafter read by a computer system. The computer readable medium also includes an electromagnetic carrier wave in which the computer code is embodied. Examples of the computer readable medium include hard drives, network attached storage (NAS), read-only memory, random-access memory, CD-ROMs, CD-Rs, CD-RWs, magnetic tapes, and other optical and non-optical data storage devices. The computer readable medium can also be distributed over a network coupled computer system so that the computer readable code is stored and executed in a distributed fashion.

[0045] The above described invention may be practiced with other computer system configurations including hand-held devices, microprocessor systems, microprocessor-based or programmable consumer electronics, minicomputers, mainframe computers and the like. Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. Accordingly,

VP108

the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims.